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Abstract: We present analytical calculations, Finite Element Analysis modeling, and physical
measurements of the interstrip capacitances for different potential strip geometries and dimensions
of the readout boards for the GE2/1 triple-Gas ElectronMultiplier detector in the CMSmuon system
upgrade. Themain goal of the study is to find configurations thatminimize the interstrip capacitances
and consequently maximize the signal-to-noise ratio for the detector. We find agreement at the 1.5–
4.8% level between the two methods of calculations and on the average at the 17% level between
calculations and measurements. A configuration with halved strip lengths and doubled strip widths
results in a measured 27–29% reduction over the original configuration while leaving the total
number of strips unchanged. We have now adopted this design modification for all eight module
types of the GE2/1 detector and will produce the final detector with this new strip design.
Keywords: Detector modeling and simulations II; Micropattern gaseous detectors
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1 Introduction
The Large Hadron Collider (LHC) was built to shed light on several fundamental questions in
particle physics. The Compact Muon Solenoid (CMS) experiment [1] is one of the LHC’s two
general purpose experiments designed and built to detect and reconstruct particles produced in
proton-proton (pp) and heavy ion (proton-ion and ion-ion) collisions. With the discovery of the
Higgs boson [2, 3], the CMS Collaboration has established a rigorous research program involving
precise measurements of Higgs boson properties and searches for new physics. This requires a
large increase in the LHC luminosity, which puts stringent requirements on the detectors. In order
to maintain its excellent performance, the CMS experiment is currently undergoing a series of
upgrades of its components, including its muon system [4, 5]. The upgrade of the muon system is a
critical component of CMS due to the strong role of exploring new physics with muons in the final
state.
The CMS muon system is composed of three detector technologies: Resistive Plate Chambers
(RPC), Drift Tubes (DT) and Cathode Strip Chambers (CSC), all of which are being upgraded
[5]. To ensure continued function of the muon trigger at acceptably low Level-1 trigger rates and
to increase redundancy and acceptance of the muon system, a new muon subdetector based on
Gas Electron Multipliers (GEMs) [6] is being added in the forward region of the CMS detector
(see figure 1) [5, 7]. For this upgrade, triple-GEM detectors, i.e. micro-pattern gas detectors with
three GEM foils, are being used. Figure 2 shows a schematic cross section of the geometrical
configuration of drift anode, foils, and readout board for all CMS triple-GEM detectors.
– 1 –
0 2 4 6 8 10 12 z (m)
R
 (m
)
1
0
2
3
4
5
6
7
8
1 3 5 7 9 11
5.0
4.0
3.0
2.5
2.4
2.3
2.2
2.1
2.0
1.9
1.8
1.7
1.6
1.5
1.4
1.3
1.2
1.00.9 1.10.80.70.60.50.40.30.20.1
40.4°44.3° 36.8°48.4°52.8°57.5°62.5°67.7°73.1°78.6°84.3°
0.77°
2.1°
5.7°
9.4°
10.4°
11.5°
12.6°
14.0°
15.4°
17.0°
18.8°
20.7°
22.8°
25.2°
27.7°
30.5°
33.5°
θ°
η
θ°η
2.8 7.0°
M
E4
/1
M
E3
/1
M
E2
/1
M
E1
/2
M
E1
/1
M
E2
/2
M
E3
/2
M
E1
/3
R
E3
/3
R
E1
/3
R
E1
/2MB1
MB2
MB3
MB4
Wheel 0 Wheel 1
RB1
RB2
RB3
RB4
Solenoid magnet
Silicon 
tracker
Steel
Wheel 2
R
E2
/3
R
E3
/2
M
E4
/2
R
E4
/3
R
E4
/2
R
E2
/2
CSCs
RPCs
DTs
R
E2
/2
G
E1
/1 G
E2
/1
GEMs
R
E4
/1
iRPCs
R
E3
/1
ME0
M
E0HGCAL
ECAL
HCAL
Figure 1. An R-z cross section of a quadrant of the upgraded CMS detector high-lighting the locations
of the new GE1/1, GE2/1, and ME0 stations with GEM technology in the CMS muon endcap region. The
previously existing muon stations, i.e. drift tubes (MB), cathode strip chambers (ME), and resistive plate
chambers (RB, RE), and the flux-return steel yoke (dark areas) are also shown.
Figure 2. Cross-sectional view of a CMS triple-GEM detector consisting of three GEM foils.
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One of the challenges with any detector system is improving the signal-to-noise ratio (S/N).
One variable that influences the noise in the detector is the capacitance between readout strips on
the readout board (ROB), that we refer to as the “interstrip capacitance”. As the S/N is influenced
by the geometrical configuration and the dimensions of the readout strips, i.e. the length and width
of the strips, as well as their spacing, the interstrip capacitance is crucial for detector operation and
performance. The purpose of this study is to optimize the final readout strip geometry of the GEM
detectors in the GE2/1 station (see figure 1) to maximize the S/N.
Specifically, we are addressing the concern that the strips are quite long in the original design
of the largest GE2/1 modules. This leads to significant capacitances presented to the inputs of the
front-end electronics and a danger of unacceptable noise levels. We consider modifying the original
design [5] by cutting the strips in half and doubling their widths while keeping the gap between
strips the same. This obviously preserves the area of each strip and consequently the total number
of strips per module. The key question then is by how much exactly this changes the interstrip
capacitance. This motivates the studies presented here.
We discuss results from three methods used to determine the interstrip capacitance: analytical
calculation, two- and three-dimensional (2D and 3D, respectively) simulations using Finite Element
Analysis (FEA), and experimental measurements on a custom ROB with different strip geometries.
This paper is organized as follows: In section 2, we briefly describe the overall geometry of the
GE2/1 chambers and of the readout strips on the readout boards. Section 3 provides information
on the calculation and modeling of the interstrip capacitance of the GE2/1 strips. In section 4, we
describe the setup used for experimental measurements of the interstrip capacitances. Results are
presented and discussed in section 5.
2 Geometry of CMS GE2/1 GEM detectors
The GE2/1 muon station will cover the pseudo-rapidity region 1.6 < |η | < 2.4. This station
consists of large trapezoidal chambers as shown in figure 3. A GE2/1 chamber comprises four
separate modules and covers an area of 1.45 m2. Chambers are installed in pairs on the muon
station to provide two positional measurements per muon track. The GE2/1 station will comprise
72 chambers, each covering 20.3◦ in the azimuthal direction, with 36 chambers per muon endcap.
The back chamber contains four modules labeled M1 (smallest) to M4 (largest), and the front
chamber comprises corresponding modules M5 (smallest) to M8 (largest). In total, 864 large GEM
foils are needed for this system. In this study, the smallest and largest modules of a GE2/1 chamber,
i.e. the M1 and M4 modules, are considered; their original strip specifications are summarized in
table 1 [5].
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Figure 3. Left: The dimensions of the modules in the back chamber of the GE2/1 superchamber. Right: A
fully instrumented GE2/1 prototype chamber.
Table 1. Original specifications of readout strips used in M1 and M4 modules.
Module Strip length (cm) Strip width (cm) Interstrip gap (cm)
M1 19.6 0.0478 0.02
M4 20.6 0.124 0.02
Figure 4 (top) shows a picture of the readout strips of the readout board of an M5 module as an
example. The bottom of the same figure shows a zoomed image of the readout strips. Note the
readout strip segmentation between readout sectors, as well as the diagonal pattern of vias that
connect the strips to connecting traces on the back of the printed circuit board (PCB).
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Figure 4. Top: The readout strips on the ROB of a prototype module of the GE2/1 GEM detector. Bottom:
A zoomed image of readout strips in the same ROB. Note the vias running in diagonal patterns near the
center.
3 Calculation and modeling
Figure 5 displays a cross section of a subsection of the GE2/1 ROB used for the analytical calcu-
lations. Here, “Strip” refers to the readout strips on the ROB and “Trace” refers to the signal lines
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on the other side of the ROB which are connected to the readout strips through a via, which is
an electrically conductive channel that runs through the PCB. These signal traces terminate in the
readout connectors, where the front-end electronics are plugged in so that a signal can be read out.
Figure 5. The readout strip and trace geometry, where w is the strip width, 2g is the gap width of the strips,
wt is the trace width, 2gt is the gap width of the traces, and h is the thickness of the substrate with dielectric
constant  . Note that strips and traces are connected by vias (not shown), which are conductive connections
that run between the layers of the PCB.
3.1 Analytical calculation
The capacitance between coplanar metal strips on a dielectric surface has been widely investigated
and used in particular in the fields of telecommunication and microwave applications [8, 9]. In
this work, the interstrip capacitance per centimeter of strip length is calculated using a modified
version of the expression developed in [8]. This equation is modified to account for readout strips
on the front of the board and for the traces on the back side of the ROB. Using the dimensions
displayed in figure 5, we obtain the following equations, which are a linear sum of the strip and
trace capacitances:
(C/l) = (Csa + Ca)l−1s + (Cst + Ct )l−1t (3.1)
= 0
(
( − 1) K(k
′)
2K(k) +
K(k ′0)
K(k0)
)
+ 0
(
( − 1) K(k
′
t )
2K(kt ) +
K(k ′0t )
K(k0t )
)
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where:
k = tanh
(pig
2h
)
coth
(
pi(w + g)
2h
)
(3.2)
k ′ =
√
(1 − k2) (3.3)
k0 =
g
w + g
(3.4)
k
′
0 =
√
(1 − k20) (3.5)
kt = tanh
(pigt
2h
)
coth
(
pi(wt + gt )
2h
)
(3.6)
k
′
t =
√
(1 − k2t ) (3.7)
k0t =
gt
wt + gt
(3.8)
k
′
0t =
√
(1 − k20t ) (3.9)
Here, Ca is the capacitance between two readout strips of length ls with air above and below, Csa
is the capacitance between the readout strips due to the presence of the PCB substrate below, Ct
is the interstrip capacitance between two traces of length lt with air above and below, and Cst is
the capacitance between the traces due to the presence of the substrate. Equations 3.2-3.9 are the
moduli of K(k), which is the complete elliptic integral of the first kind, where w is the strip width,
wt is the trace width, 2g is the gap between the readout strips, 2gt is the gap between the traces, h is
the thickness of the FR4 (flame retardant glass-reinforced epoxy laminate) substrate with dielectric
constant  = 4.7, and 0 is the vacuum permittivity.
The average trace lengths, trace widths, and gap widths used for this calculation are measured
experimentally as explained in section 4. The calculations are performed using MATLAB [10], and
the built-in MATLAB function ellipke() is used for the complete elliptic integral of the first
kind.
3.2 Finite Element Analysis model
A model of the GEM readout board based on the FEA is created using COMSOL, a Multiphysics
simulation software [11]. The initial model uses simply two strips with the strip width and the
width of the gap between the two strips as parameters. This results in a basic 2D model, as shown
in figure 6 (left). To find the interstrip capacitance, a potential difference of 1 V is applied between
the two strips and then the COMSOL software calculates the charges q using Gauss’s Law and the
capacitance C = qV . Specifically, the FEA model always considers one strip at 1 V and the other
one at 0 V. The model utilizes the Electrostatic Physics module and extra fine meshing is done for
all the components as shown in figure 6 (right).
The analytical method is limited to two strips and 2D calculations. In order to get more detailed
insight into the interstrip capacitance, we also perform 3D modeling using the COMSOL software,
i.e. including the finite length of the readout strips and the 3D geometry. Figure 7 shows 3D models
for three strips and for 128 strips. The latter can be utilized to calculate the interstrip capacitance
between any strips, i.e. not limited to only adjacent strips. The 3D model with two strips can also be
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Figure 6. Left: The electric potential V in the vicinity of two readout strips with a strip gap of 0.4 mm
calculated with the 2D FEA model. A potential difference of 1 V is applied between the strips and the
interstrip capacitance is found to be 0.445 pF/cm. Right: The structure of the mesh obtained in the strips
along with the air volume on the top and substrate volume at the bottom of the strips.
extended to take into account the traces along with the vias that connect them to the readout strips,
as shown in figure 8 (left). Here, the vias are connected from the center of the traces to the center of
the strips. Figure 8 (right) shows the resulting potential in cross-sectional view at the strip center.
Figure 7. Left: 3D model showing different electric potential between three strips. Right: 3D model
showing different electric potential between 128 strips. (Note: Substrate is present below the strips in both
cases but for clarity it is omitted in the images shown above.)
The models for theM1 andM4modules of the GE2/1 chamber are also built using the COMSOL
software. Since these are multi-strip models, it is not feasible to manually create the whole model.
Instead, the COMSOL software is interfaced with MATLAB programming code to generate a model
with the full complement of 384 strips. In this model, we also accommodate the gas volume in
addition to the copper strips and the FR4 substrate. This model can also accommodate a copper
sheet 1 mm above the ROB to simulate the presence of the GEM3 foil above the ROB (see figure 2),
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Figure 8. Left: The 3D model with two readout strips at the bottom connected by vias to traces at the top.
Right: The resulting electric potential map after applying a 1 V potential difference between the two traces.
(Note: For clarity, the left image does not show the presence of the substrate and the air volume even though
they are taken into account in the calculation of the shown potential).
consistent with the hardware configuration (see figure 11). Using this software, we can designate
the strips between which we wish to calculate the interstrip capacitance. This allows us to obtain
the electric potential across the entire module and to calculate the interstrip capacitance between
various combinations of the strips. For example, figure 9 shows the electric potential across the M1
module with the value of the interstrip capacitance between first and 384th strip determined to be
0.00838 pF/cm (left) and 0.0154 pF/cm between the first and the 192nd strip (right).
Figure 9. Left: Electric potential across the bottom half of the M1 module for calculating the interstrip
capacitance between first and 384th strip. Right: Electric potential across the bottom half of the M1 module
for calculating the interstrip capacitance between first and 192nd strip. A fixed potential of 1 V (red) is applied
to the first strip and a fixed potential of 0 V (blue) is applied to the other strip of interest. The capacitance
between those two strips is then calculated with the potential of all other strips varying accordingly.
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4 Experimental measurements
In order to conduct a comprehensive analysis of the problem, a custom ROB is fabricated that allows
direct physical capacitance measurement. It has the overall shape of a GE1/1 ROB with twelve
different strip configurations proposed for the M1 and M4 GE2/1 modules. These configuration
explore different options for strip and trace lengths, as well as for strip and gap widths. To determine
the geometry of the traces on the other side of the board, their length, width, and gap width are
measured twelve times at each end of the traces. Because the gap width between the traces is not
constant along their lengths, the average between the smallest and largest gap widths is used in the
calculation. Table 2 lists the specific configurations of the readout strips and the measured signal
trace dimensions in each of the 12 sectors of the custom-built ROB, including the parameters from
the designs in the original Technical Design Report (TDR) [5].
Figure 10. Layout of the GE2/1 custom ROB. Left: Readout strips on the board on which interstrip
capacitances are measured. Right: Signal trace routing on the back side of the ROB and the position of the
readout connectors. The specific strip geometries in each of the 12 sectors are listed in table 2.
The interstrip capacitance is measured in each readout sector with a commercial Excelvan
M6013 capacitance meter. For each pair of strips, four measurements are made. To obtain an
accurate measurement, the probes of the capacitance meter are placed at opposite ends of adjacent
– 10 –
Table 2. Trace dimensions for the ROB shown in figure 10 (right).
Sector Module Parameters Avg. meas. Avg. meas. Avg. meas.
length width Gap width
(cm) (mm) (mm)
1 M4 Original TDR design (Strip Gap: 0.2 mm) 8.490 ± 1.796 0.48 ± 0.02 0.67 ± 0.02
2 M4 Gap: 0.3 mm 9.234 ± 1.916 0.38 ± 0.02 0.72 ± 0.06
3 M4 2×Width, 0.5×Length 10.93 ± 1.59 0.44 ± 0.01 0.76 ± 0.05
4 M4 Long traces 21.95 ± 0.91 0.38 ± 0.01 0.66 ± 0.02
5 M1 Original TDR design (Strip Gap: 0.2 mm) 6.140 ± 1.122 0.60 ± 0.03 0.44 ± 0.03
6 M1 Gap: 0.3 mm 5.438 ± 0.957 0.41 ± 0.01 0.59 ± 0.03
7 M1 Gap: 0.4 mm 5.576 ± 1.027 0.39 ± 0.01 0.47 ± 0.03
8 M1 2×Width, 0.5×Length 6.209 ±1.136 0.34 ± 0.01 0.45 ± 0.01
9 M1 0.5×Length 1.990 ± 0.979 0.35 ± 0.02 0.51 ± 0.18
10 M1 Original TDR design, Long traces 13.00 ± 0.07 0.33 ± 0.01 0.43 ± 0.01
11 M1 Original TDR design, Minimal traces 3.425 ± 0.741 0.38 ± 0.01 0.40 ± 0.05
12 M1 Minimal traces, 2×Width, 0.5×Length 3.806 ± 1.227 0.38 ± 0.01 0.45 ± 0.08
strip pairs, and held about a centimeter above the strips by one person while the meter is zeroed
by another person. After zeroing, the probes are immediately placed on the strip and a reading is
taken. A weighted mean over all strips in each sector is calculated from the average of all trials for
each individual strip, and the standard deviation of the weighted mean is computed for all sectors.
The measurements are repeated with a copper-covered PCB suspended 1 mm from the readout
board in order to simulate the capacitance contribution of the bottom of the GEM3 foil above it (see
figure 11). One-millimeter dielectric FR4 spacers are placed around the edge of the ROB to hold
the copper-clad PCB 1 mm from the ROB. Extra spacers are also used in areas where there are no
readout strips to ensure that the ROB remains planar. Because the readout strips are not directly
accessible in this configuration, the probes of the capacitance meter are instead placed on the pins
of the 128-channel Panasonic connector on the ROB. The same procedure of zeroing the meter and
reading the measurements is followed as described above. The measurements are taken with the
same statistics and in the same locations for both strips and traces (except for sector 1 where three
additional measurements are taken).
5 Results and discussion
The calculated and measured interstrip capacitances for the readout board of GE2/1 detectors are
presented for various configurations of strip dimensions. We wish to compare the results from the
two calculation methods to each other and then the calculations to the measurements. For the latter,
the trace dimensions in the analytical calculation and in the FEAmodeling with 2 strips and 2 traces
are varied to reproduce the different trace lengths on the physical ROB (see table 2).
5.1 Comparison of results from analytical calculations and from FEA model
Figure 12 compares the results obtained from varying the strip width and the gap width between the
strips for the M1 and M4 modules. These results are based on the 2D model for both the analytical
– 11 –
Figure 11. Picture of a cross-section of the experimental configuration for the simulation of the capacitance
contribution of the bottom of the third GEM foil. The readout board is suspended 1 mm above a copper-
covered PCB with 1 mm FR4 spacers.
calculations and the FEA model. The four different strip widths considered here correspond to the
original TDR strip width (see table 1) and a doubled strip width for the M1 and M4 modules. For
a strip gap of 0.02 cm, the discrepancies between the analytical calculation and the FEA model are
1.5-4.5%, and for a strip gap of 0.04 cm they are 1.8-4.8%. For both strip gap configurations, the
minimum error corresponds to the M4 module with double strip width and the maximum error is
for the M1 module with double strip width.
Results from both methods agree quite well in all cases. As expected, interstrip capacitances
increase when the strip width is doubled for both M1 and M4 modules. However, the increase is
only on the order of 10-20%. Since interstrip capacitance is directly proportional to strip length,
halving the strip length will decrease the capacitance by 50%. Consequently, halving the strip
length while doubling the strip width does indeed lead to an overall reduction of the interstrip
capacitance, which is now quantified to be 40-45%. This result confirms the original premise for
this study quantitatively. A decrease on the order of 20% in the interstrip capacitance is seen in the
calculations when the gap width between the strips is doubled.
5.2 Results from experimental measurements
For the experimental measurements of the interstrip capacitance, the values listed in table 3 are
weighted means over all measured strip pairs in the sector, and the uncertainties are the standard
deviations of the weighted means. The table also lists the ratios of the measured capacitances to
the analytically calculated capacitances.
The configuration with the lowest measured interstrip capacitance (9.32 ± 0.05 pF) for the
smaller M1module is Sector 9 where the strip lengths are halved and the strip widths are unchanged,
– 12 –
Strip width (cm)
0.05 0.1 0.15 0.2 0.25
In
te
rs
tri
p 
ca
pa
cit
an
ce
 p
er
 le
ng
th
 (p
F/c
m)
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
Analytical calculation, strip gap = 0.02 cm
FEA model, strip gap = 0.02 cm
Analytical calculation, strip gap = 0.04 cm
FEA model, strip gap = 0.04 cm
Figure 12. Comparison between analytical calculation and 2D FEA modeling of interstrip capacitances per
length for original TDR strip width and doubled strip width in the M1 and M4 modules.
Table 3. Measured and calculated interstrip capacitances for open GE2/1 ROB.
Sector Module Parameters Calc. cap. Avg. meas. cap. Meas. cap.
(pF) (pF) Calc. cap.
1 M4 Original TDR design (Strip Gap: 0.2 mm) 16.7 21.69 ± 0.05 1.30
2 M4 Gap: 0.3 mm 15.3 19.98 ± 0.12 1.31
3 M4 2×Width, 0.5×Length 10.5 15.32 ± 0.03 1.46
4 M4 Long traces 21.1 27.87 ± 0.09 1.32
5 M1 Original TDR design (Strip Gap: 0.2 mm) 12.7 16.27 ± 0.04 1.28
6 M1 Gap: 0.3 mm 11.2 14.65 ± 0.07 1.31
7 M1 Gap: 0.4 mm 10.6 13.17 ± 0.04 1.24
8 M1 2×Width, 0.5×Length 8.5 11.82 ± 0.06 1.39
9 M1 0.5×Length 5.9 9.32 ± 0.05 1.58
10 M1 Original TDR design, Long traces 15.3 20.07 ± 0.07 1.31
11 M1 Original TDR design, Minimal traces 11.8 14.02 ± 0.02 1.19
12 M1 Minimal traces, 2×Width, 0.5×Length 7.6 10.39 ± 0.07 1.37
which is a 43% reduction over the original TDR configuration (Sector 5). If in addition the strip
widths are doubled as in Sector 8, the measured interstrip capacitance is 11.82 ± 0.06 pF, which is
a 27% reduction over the original TDR configuration. For the larger M4 module, the configuration
with the lowest measured interstrip capacitance (15.32 ± 0.03 pF) is Sector 3 where the strip
lengths are halved and the strip widths are doubled. This is a 29% reduction over the original TDR
configuration (Sector 1). These measured reductions trend in the same way as the corresponding
calculated reductions (M1: -33%, M4: -32%) when the strip lengths are halved and the strip widths
are doubled, but are slightly less pronounced. Increasing the gap width decreases the interstrip
capacitance as well (see results for Sectors 2, 6, and 7 in table 3) as one would expect, but the
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improvement over the original design is more marginal at the 8-16% level.
Table 3 shows also that longer trace lengths increase the interstrip capacitance as one would
expect. Comparing Sector 1 with Sector 4, i.e. the original configuration of the M4 module with the
original configuration of the M4 module with long traces, we find that the interstrip capacitance is
around 30% (∼ 6 pF) larger for the latter in both the experimental measurements and the calculations.
The same effect is observed when comparing Sector 5 with Sector 10, i.e. the original configuration
of the M1 module with the original configuration of the M1 module but with long traces; here the
measured interstrip capacitance is around 23% (∼ 4 pF) larger for the latter. Similarly, comparing
measurements in Sector 5 with Sector 11, i.e. the original configuration of the M1 module with the
same geometrical configuration, but with minimal trace lengths, we find that the latter is around
14% (∼ 2 pF) smaller.
The measured capacitances are typically 20-40% higher than the analytically calculated values
for all configurations. This is due to the simplicity of the model that is applied in the calculations
where only the two strips and the FR4 substrate are present. By contrast, on the ROB the measured
strip pair is surrounded by many other strips which leads to a modification of the electric potential
in the space around the strip pair and an increased capacitance.
In summary, the measurements confirm the earlier conclusion from the calculations that the
best strategy to minimize interstrip capacitance is to halve the strip lengths and double the strip
widths if one wants to keep the number of strips constant. We also conclude that to reduce the
interstrip capacitance and consequently the intrinsic noise from the ROB, the length of the traces
should be minimized as much as possible in the GE2/1 and ME0 ROB designs. This is exemplified
by the measurement result for Sector 12 that shows a 36% reduction in interstrip capacitance when
both strategies are employed together.
5.3 Results for interstrip capacitance with and without a copper-covered PCB and 3Dmodel
The motivation to perform additional measurements with the presence of a conductor plane comes
from the discrepancy observed between the analytical calculations and the measurements shown
in table 3. Clearly, nearby conductors modify the capacitance between adjacent strips. In a CMS
GEM detector, the bottom of GEM3 represents a large additional electrode only 1 mm away from
the strips. The average measured interstrip capacitances both with and without the presence of a
copper-covered PCB to simulate the bottom of GEM3, and the ratio of the two, are presented for
each sector of the ROB in table 4. With the PCB present, the measured capacitances change by -2%
to +34% over the measurements without PCB with most sectors showing an increased capacitance
with an average of +15%.
The basic conclusions from the previous section still hold in this more realistic configuration.
The measured interstrip capacitances with halved strip lengths and doubled strip widths are reduced
by 17% and 22% over the original TDR configurations for the M1 and M4 modules, respectively.
Sector 12 shows a 46% reduction in interstrip capacitance over the original TDR configuration
(Sector 5) when in addition the trace lengths are minimized in M1.
The interstrip capacitance between two adjacent strips obtained from the multi-strip FEA
model both with and without the presence of a copper plate, and the ratio of the two are presented
in table 5. Because the FEA model considers multiple strips, it is difficult to simulate in addition
traces of varying lengths and widths. Consequently, in this model the traces are not considered, but
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Table 4. Measurements of the GE2/1 ROB interstrip capacitance with and without a facing copper plate.
Sector Module Parameters Avg. meas. cap. Avg. meas. cap. Cw/Cw/o
w/o plate with plate
(pF) (pF)
1 M4 Original TDR design (Strip Gap: 0.2 mm) 21.69 ± 0.05 25.85 ± 0.27 1.192 ± 0.013
2 M4 Gap: 0.3 mm 19.98 ± 0.12 20.98 ± 0.03 1.050 ± 0.006
3 M4 2×Width, 0.5×Length 15.32 ± 0.03 20.16 ± 0.04 1.315 ± 0.004
4 M4 Long traces 27.87 ± 0.09 28.43 ± 0.07 1.020 ± 0.003
5 M1 Original TDR design (Strip Gap: 0.2 mm) 16.27 ± 0.04 19.04 ± 0.21 1.170 ± 0.013
6 M1 Gap: 0.3 mm 14.65 ± 0.07 18.26 ± 0.06 1.246 ± 0.007
7 M1 Gap: 0.4 mm 13.17 ± 0.04 14.85 ± 0.08 1.128 ± 0.007
8 M1 2×Width, 0.5×Length 11.82 ± 0.06 15.82 ± 0.32 1.338 ± 0.028
9 M1 0.5×Length 9.32 ± 0.05 9.17 ± 0.10 0.984 ± 0.012
10 M1 Original TDR design, Long traces 20.58 ± 0.06 26.80 ± 0.14 1.302 ± 0.008
11 M1 Original TDR design, Minimal traces 14.02 ± 0.02 14.82 ± 0.03 1.057 ± 0.003
12 M1 Minimal traces, 2×Width, 0.5×Length 10.39 ± 0.07 10.33 ± 0.11 0.994 ± 0.013
the various strip and gap geometries are simulated, which results in simulations performed for eight
of the twelve ROB sectors. The interstrip capacitances with and without a copper plate are almost
the same in the simulation, as can be seen from the ratio between them. As in the experimental
measurements, the lowest simulated interstrip capacitance for the M1module is obtained by halving
the strip length, and for the M4 module by doubling the strip width and halving the strip length.
Although the overall relative variations of the FEA results from sector to sector are in agreement
with the variations in the experimental measurements, there exist differences in the absolute values.
Comparing table 4 with table 5, we find that the values obtained from the FEA model are 22-40%
lower than the experimentally measured values. This discrepancy is presumably due to the absence
of the signal traces when simulating the readout board using the FEA model.
This observed discrepancy prompts us to create a 3D FEAmodel to include the contribution of
the traces. However, it is technically difficult to simulate the traces of the whole custom-built GE2/1
readout board (see figure 10), so a simple model with only two strips and two traces is considered
to model the 12 sectors with their various strip and trace geometries (see figure 8). This model can
also simulate the effect of the presence of copper at the bottom of the GEM3 foil. Table 6 shows the
results of the interstrip capacitance obtained from this two-strips-and-two-traces 3D FEA model,
both with and without the presence of a copper plate, and the ratio of the two. Including the traces
in the model reduces the relative discrepancies with the experimental measurements significantly.
Figure 13 shows a comparison of the results from this FEA model and experimental measurements,
both without a copper plate (left) and with a copper plate (right). Results without copper plate
typically agree better than results with copper plate.
The multi-strip FEA model allows us also to calculate an interstrip capacitance between strips
that are not necessarily directly adjacent. For example, we calculate the capacitance between the
first strip and each of the next 128 strips in the presence of all the other strips as shown in figure 7
(right). A fixed potential of 1 V is applied to the first strip and a fixed potential of 0 V is applied
to the other strip of interest. The capacitance between those two strips is then calculated with the
potential of all other strips varying accordingly. The result is shown in figure 14 for the first 128
– 15 –
Table 5. Interstrip capacitance from multi-strip FEA model of GE2/1 ROB with and without a copper plate.
Note that sectors 4, 10-12 that vary trace lengths are not considered in the model and the error in the values
of interstrip capacitance is 10−3 pF.
Sector Module Parameters FEA cap. FEA cap. Cw/Cw/o
w/o plate with plate
(pF) (pF)
1 M4 Original TDR design (Strip Gap: 0.2 mm) 16.12 16.25 1.008
2 M4 Gap: 0.3 mm 14.93 14.97 1.003
3 M4 2×Width, 0.5×Length 12.64 12.69 1.004
4 M4 Same as Sector 1 16.12 16.25 1.008
5 M1 Original TDR design (Strip Gap: 0.2 mm) 13.16 13.61 1.034
6 M1 Gap: 0.3 mm 11.24 11.27 1.002
7 M1 Gap: 0.4 mm 10.43 10.56 1.013
8 M1 2×Width, 0.5×Length 10.54 10.74 1.018
9 M1 0.5×Length 7.01 7.18 1.024
10 M1 Same as Sector 5 13.16 13.61 1.034
11 M1 Same as Sector 5 13.16 13.61 1.034
12 M1 Same as Sector 8 10.54 10.74 1.018
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Figure 13. Left: Comparison between experimental measurements and results from two-strips-and-two-
traces FEA model in 3D without a facing copper plate. Right: Comparison between experimental measure-
ments and results from two-strips-and-two-traces FEA model in 3D with a facing copper plate. Note: The
error bars for the measurements are present but are of the same order as the markers.
strips without a PCB present. Beyond that, the capacitance does not change very much anymore.
As the distance between the strips is increased, the interstrip capacitance decreases similar to an
inverse function.
6 Summary and conclusions
This paper presents and discusses analytical calculations and physical measurements of the interstrip
capacitances for twelve different potential strip geometries and dimensions of the readout boards for
the smallest (M1) and largest (M4) modules in the GE2/1 detector for the CMS muon upgrade. We
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Table 6. Interstrip capacitance from two-strips-and-two-traces 3D FEA model of GE2/1 ROB with and
without a copper plate. Note: The error in the values of interstrip capacitance is 10−3pF.
Sector Module Parameters FEA cap. FEA cap. Cw/Cw/o
w/o plate with plate
(pF) (pF)
1 M4 Original TDR design (Strip Gap: 0.2 mm) 18.538 19.085 1.029
2 M4 Gap: 0.3 mm 16.405 16.519 1.007
3 M4 2×Width, 0.5×Length 11.606 11.924 1.027
4 M4 Long traces 23.060 23.124 1.002
5 M1 Original TDR design (Strip Gap: 0.2 mm) 16.251 16.709 1.028
6 M1 Gap: 0.3 mm 13.294 13.506 1.015
7 M1 Gap: 0.4 mm 12.313 12.816 1.041
8 M1 2×Width, 0.5×Length 9.741 10.283 1.055
9 M1 0.5×Length 7.435 7.639 1.027
10 M1 Original TDR design, Long traces 18.960 19.394 1.022
11 M1 Original TDR design, Minimal traces 13.489 13.764 1.020
12 M1 Minimal traces, 2×Width, 0.5×Length 8.796 8.873 1.008
Figure 14. Interstrip capacitance between first strip and a non-adjacent strip using the multi-strip FEA
model. For this calculation, a fixed potential of 1 V is applied to the first strip and a fixed potential of 0 V is
applied to the other strip of interest.
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also present results from 2D and 3D Finite Element Analysis modeling of this system. The main
goal of the study is to find configurations that minimize the interstrip capacitances and consequently
maximize the signal-to-noise ratio for the detector. Specifically, we investigate if a configuration
with doubled strip width and halved strip length, which leaves total channel number in the detector
unchanged, can reduce interstrip capacitance compared with the original configuration.
Overall, we find agreement at the 1.5–4.8% level between the two methods of calculations
and on the average at the 17% level between calculations and measurements. For the M1 (M4)
module, the configuration with halved strip lengths and doubled strip widths results in a measured
27 (29)% reduction over the original configuration. The corresponding calculations give reductions
of 33 (32)%. Increasing the width of the 0.02 cm gaps between strips by 50–100% only produces
a 8–16% reduction in interstrip capacitance. An important observation from the measurements of
the interstrip capacitance is the effect the signal traces on the other side of the board have on the
capacitance. With longer trace lengths, the interstrip capacitance increases by about 23 (30)% in the
M1 (M4) module. We also find on average a 15% increase in the measured interstrip capacitance
with the addition of a copper-covered PCB which is used to simulate the capacitance contribution
from the bottom of the third GEM foil.
Finally, we briefly comment on the expected impact of the doubled strip width on detector
performance. The main purpose of the GE2/1 detector is to help control the Level-1 muon
trigger rates. In the original design [4, 5], two strips are ganged together to form a trigger "pad".
Consequently, we expect no impact on trigger performance at all if one double-width strip is used
as one trigger "pad".
We conclude that the best strategy to minimize interstrip capacitance for the GE2/1 readout
boards is indeed to halve the strip lengths and double the strip widths if one wants to keep the
number of strips constant and to minimize the length of all signal traces on the board. We have now
adopted this design modification for all eight module types of the GE2/1 detector and will produce
the final detector with this new strip design (see figure 4).
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